Abstract-In this paper, we discuss linear power amplier and RC polyphase lter design in 90nm CMOS process which dominate QoS in high throughput wireless communication system. From the theoretical analysis, we show that only class A operation can be a linear power amplier and its maximum drain efciency reaches 67[%] in CMOS process. We also propose an RC polyphase lter (PPF) design using frequency transformation from the prototype LPF and evaluate its parasitic effect. Both power amplier and RC PPF are fabricated using TSMC 90nm process.
I. INTRODUCTION
Recently, MIMO systems that can achieve transmission speed of several hundreds of Mbps and above have attracted interest due to the demand for high throughput data transmission in a wireless communication network [1] . In the case of wireless LAN, IEEE 802.11n and 802.11VHT provides methods to realize such a high throughput. Direct conversion architecture is often adopted for such application due to its possibility of 1-chip implementation in standard CMOS process.
In such transceiver system, power amplier stage in transmitter section and polyphase lter (PPF) in local oscillator (LO) section dominate the overall throughput as shown in Fig.1 . Less linearity of power amplier causes higher order intermodulation and consequently destroys orthogonality between subcarriers in OFDM signals. Phase error in quadrature LO signal causes crosstalks between I and Q signals and results unavoidable demodulation errors. Therefore, highlinearity power amplier and accurate quadrature LO signal are essential building blocks to realize high-speed wireless communication.
In this paper, we discuss linear power amplier and RC PPF design in 90nm CMOS process. At rst, MOS power amplier is analyzed theoretically and we nd that only class-A amplier can be used for linear amplication and its maximum drain efciency exceeds 50 [%] . It is also shown that the output saturation is caused by the transfer of transistor operation from saturation region to triode one and we derive maximum drive level. Up to 20.1[dBm] linear output is obtained from simulation results for a 5GHz PA with push-pull and series-combining transformer conguration. For RC PPF, we discuss evaluation results on parasitic elements which appear in LSI implementation. Filter response and Packet Error Ratio (PER) are analyzed in terms of parasitic capacitance, and performance degradation due to parasitic resistors extracted from layout is also evaluated.
II. MOS LINEAR POWER AMPLIFIERS

A. Operating class
Let us consider a simple MOS power amplier with transformer load as shown in Fig.2 . In general, a MOS transistor which works in saturation region is characterized by the following equation:
where μ, C ox , W , L and V TH are electron mobility, gate oxide capacitance, channel width, channel length and threshold voltage, respectively. Drain current waveforms for a single sinusoid excitation under various operation classes are then shown in Fig.3 .
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class A (θ=π) class B (θ=π/2) class C (θ<π/2) θ θ: operating angle 2θ: conducting angle By analyzing those current in Fourier series expansion, we have fundamental component as
L is the transconductance parameter, V , V b and θ are input amplitude, bias voltage and operating angle, respectively [2] . This means that only class A amplier (θ = π) has capability of linear amplication: the other operation classes, even in the class AB, have the term proportional to the square of input amplitude in its output fundamental component.
B. Drain current saturation
Increasing the input amplitude, increasing drain current and it decrease drain-source voltage v ds , and nally the transistor operation goes into triode region. Therefore, there is a boundary voltage between saturation and triode region which is given by
where R L � is drain load. Then the V GS -I d characteristics can be drawn as shown in Fig.4 . From this gure, we can conclude that the output saturation is caused by operation mode transfer from saturation region to triode one. Fig.4 also shows that the operating point of MOS class A amplier should be set at the quarter of maximum drain current, not at the half of that. Many literatures [3] , [4] follow traditional analysis in the era of vacuum tubes or bipolar transistor, where the plate or collector current waveform is based on sinusoid.
C. Push-pull conguration and drain efciency
From the discussion in previous subsections, only class A operation can be used as a linear amplier. However, there exists 2nd order harmonic in the drain current. Therefore, we Drain efciency, dened as
where P RF and P DC are output power and DC supply power, respectively, is a kind of gure of merit in power amplier. Well known 50[%] efciency value in class A amplier seems incorrect in MOS transistor amplier case as long as we assume its square-law characteristics, whereas the literatures [3] , [4] , [5] assume sinusoidal collector/drain current. Drain supply current I DC is given by
Therefore, maximum drain efciency of MOS push-pull power amplier η max is calculated as 
III. RC POLYPHASE FILTER WITH BUTTERWORTH CHARACTERISTICS
A. Transfer function design using BLLT
The bilinear LP-LP transformation (BLLT) is a complex lter design method from the lowpass prototype;
where x and ω are frequencies of prototype and destination lters, x s and ω s are the shifting parameters and ω c is the scaling parameter, respectively [6] . Let ω 0 , ω L and ω H be the center, the lower passband edge and the upper passband edge frequencies of the destination polyphase lter, and these have following relationship:
Similarly, let Ω p and Ω s be the passband and the stopband edge frequencies of the prototype LPF, and these are normalized by the following:
By allocating the BLLT frequency mapping as shown in Fig.6 , we have 
From eq.(11), we nally have a relationship between prototype and resultant polyphase frequency variables:
By using this method, we transform polyphase lter specications into the prototype LPF which design is well known and easy. Once the prototype LPF is determined, we transform back the pole and zero locations of the prototype into the complex lter domain to calculate polyphase transfer function [7] .
B. 5GHz Polyphase Filter Design
Our design specications are:
• Maximally at or Butterworth characteristics. Since we assume Butterworth lter for its response, the derived polyphase transfer function can be implemented in RC polyphase lter [7] shown in Fig.7 .
The transfer function of our design can be obtained by the method discussed in the previous subsection in terms of poles and zeros. Also, F matrix calculation for the RC polyphase lter structure shown in Fig.7 gives its transfer function. Therefore, element values can be calculated by coefcient matching between both transfer functions. Calculated component values for our design are shown in Table I . Note that element value ratio is integer (for resistor, 1:2:6) and this property comes from the peculiarity of pole locations of 3rd order Butterworth LPF. 
IV. TEST CHIP DESIGN IN 90NM PROCESS
A. Power amplier design
Output power requirement for our design is 100[mW] at 5[GHz] band. We designed a push-pull amplier with output transformer, however, simulated output is only 20[mW] due to insufcient transfer coefcient at the output transformer.
To overcome this drawback, we adopt series-combining transformer (SCT) technique [8] , [9] . As shown in Fig.8 
B. Polyphase lter design
The effect of parasitic resistance on polyphase lter response is shown in Fig.10 . The gure shows that parasitic resistance of 10Ω causes stopband attenuation degradation by 3.46[dB] below the specications. In the case of 1Ω and 5Ω, design specications are satised.
The effect of parasitic capacitance is shown in Fig.11 . In terms of stopband attenuation, Fig.11 shows that the design specications are satised in all cases of parasitic capacitance values. Note that the nal stage of RC polyphase lter is most sensitive to parasitic capacitance due to its value.
We also investigate PER performance under the condition of 802.11n channel B environment with 600Mbps speed and 40MHz bandwidth shown in Table II . MATLAB simulation results are shown in Fig.12 . In this gure, "Perfect" shows ideal I/O carrier case without phase error, "ideal" shows ideal (i.e. parasitic free) polyphase lter case and "30%" means polyphase lter with 30% parasitic capacitance case. The PER performance shows that the parasitic capacitors due to LSI implementation in the Butterworth RC polyphase lter does not affect 802.11n system performance [10] .
C. Chip layout
Both power amplier and polyphase lter are fabricated in TSMC 90nm process. For RC polyphase lter, bias resistors and output buffers are added to its schematic. Fig.13 RF chip design, we should consider separate power amplier chip from other circuits. Performance evaluation of the test chip is planed to carry out in this autumn.
V. CONCLUSIONS
In this paper, we discuss linear power amplier and RC polyphase lter design in 90nm CMOS process aimed for 5GHz 4 × 4 MIMO transmission.
We analyze MOS power amplier under square law condition. In such situation, only class-A ampliers have capability of linear amplication and output saturation is caused by operation shift from saturation region to triode one. Test chip design results show that the output power of 100[mW] is obtained by using series-combining transformer technique.
For RC polyphase lter design, we develop a frequency transformation from the prototype LPF to design transfer function. Third order Butterworth RC polyphase lter for 5GHz band is evaluated and we found that parasitic capacitances does not affect 600Mbps MIMO system performance signicantly.
Test chip evaluation will be made soon. Also, the entire transceiver chip design is further task. There are many theoretical subjects in RF circuit design as well as those concerning chip implementation. We hope those might be resolved in the near future.
